Motivated by potential transformative applications of nanoelectronic circuits that incorporate superconducting elements, and by the advantages of integrating these elements in a silicon materials platform, we investigate the properties of the superconductivity of silicon ionimplanted with gallium. Here we measure 40 different samples and explore both a variety of preparation methods (yielding both superconducting and non-superconducting samples), and the reproducibility of one of the preparation methods yielding superconducting samples. While we find agreement with the existing literature that superconducting effects are visible in this system, we also find that this superconductivity is not influenced by voltages applied to a top gate. The superconductivity in this materials system is not gateable for applied electric fields as large as 8 MV/cm. We also present results of scanning transmission electron microscopy imaging of some of the same samples for which we report electronic characterization. In agreement with the existing literature, we find that the presence of Ga precipitates is essential to the presence of a superconducting transition in these samples. However, we also find evidence for large inhomogeneities in this system, which we discuss in connection with the lack of gateability we report here.
Introduction
The integration of superconducting and semiconducting nanostructures has the potential to enable interesting and novel quantum devices [1] [2] [3] . One advantage of such integration is the ability to modulate superconductivity with a gate voltage, which has been demonstrated in both III-V and II-VI semiconductors, including InAs [4] , InSb [5] , and HgTe [6] , all of which form low Schottky barrier contacts with superconductors.
Recently, the superconducting proximity effect has also been observed in compressivelystrained Ge grown on relaxed SiGe [7] .
The promise of these devices combined with the technological importance of silicon semiconductor devices motivates us to investigate superconductivity in silicon. Although silicon has low intrinsic spin-orbit coupling, it remains an important candidate for applications requiring spin-orbit interactions, because artificial spin-orbit coupling can be can be introduced using nanomagnet arrays, which have been proposed to enable superconducting silicon nanowires to support Majorana zero modes [8] [9] [10] .
A challenge in working with superconductivity in silicon is that the Fermi level is pinned near neither the conduction nor valence bands [11] making it difficult to proximitize undoped silicon. Very high doping has been shown to circumvent this problem. The superconducting proximity effect has been observed in silicon highly doped with boron [12, 13] . And at very high boron concentrations, silicon itself becomes superconducting at temperatures below 0.35 K [14] .
An alternative approach to generating superconductivity in silicon is the implantation of Ga to form nanoprecipitates, and this method has the advantage of observed critical temperatures as high as ∼ 7 K [15] [16] [17] [18] [19] [20] [21] . This method depends on annealing of the sample after Ga implantation, which causes the Ga to diffuse, resulting in both clusters and a wide range in nominal carrier density [16, 17] .
Encouraged by the gateability of the proximity effect in III − V materials [2, 4, 5] , and by the high C of superconductivity in Si:Ga, we here investigate superconductivity in silicon highly doped with Ga under a wide range of annealing conditions and under large applied electric fields. By studying two sets of samples, the first with a range of processing conditions and the second with a single set of processing conditions, we address the important open question of the controllability and repeatability of the generation of superconductivity in silicon through the annealing of silicon highly doped with gallium. In studying the first set, we find agreement with literature results that there is a mid-range annealing temperature, in our experiments between 450 and 550 C, that produces superconductivity in Si:Ga [15] . We further test the gateability of the conductivity using a gate electrode separated from the Si:Ga by SiO 2 , with thicknesses ranging from 30 nm to 200 nm, allowing us to apply electric fields as large as 8 MV/cm. At temperatures corresponding to the superconducting transition edge, such fields produce very small changes in resistance, consistent with zero to within the uncertainty of the measurement.
We also find that there is a large variability in this process, such that samples on the same chip and processed identically yield different results. Such results suggest inhomogeneity, and we report Hall measurements of Si:Ga samples that reveal anisotropy consistent with such inhomogeneity.
Based on Hall measurements of the hole carrier density in two samples with partial superconducting transitions, the carrier densities are low enough that the electric fields applied would be expected to change the carrier density by ∼ 10%, greater than the observed proportional change in conductivity. Additionally, we measure non-zero Hall voltages at zero external magnetic field. Both observations are consistent with a nonuniform distribution of charge carriers.
We investigate the reproducibility of a single preparation method by measuring the resistance of these samples at liquid helium temperature, LHe , and we find wide variations between the resistances of 21 nominally identical samples. For some of these devices we find that the resistance at LHe is more than 6 orders of magnitude lower than the room temperature resistance. However, we also measure nominally identical samples whose resistance at LHe is only an order of magnitude lower than the room temperature resistance. Therefore, we find that the conductivity at LHe of these 21 nominally identical samples varies by more than 5 orders of magnitude, even between devices fabricated on the same die.
We confirm the presense of gallium nano-precipitates in these samples through TEM imaging. By comparing the temperature dependence of the resistance in samples which have had none, some, or all of their gallium nanoprecipitates removed by chemical etching, we find that the supercurrent flows predominantly near the Si∕SiO 2 oxide interface. Finally, we report that voltage-gateable superconductivity is not found in any sample. The large sampleto-sample variations of the conductivity are consistent with superconductivity that occurs in gallium precipitates as opposed to proximity-induced superconductivity in the silicon.
The paper is organized as follows: section 2 describes in detail the various sample preparation processes and the measurement procedures. Section 3 describes the main results including data relevant to gateability under applied electric fields and the homogeneity of the materials. Section 4 discusses the implications of the measurement results from this large set of samples. The appendices present additional details of the sample preparations and the experiments.
Methods

Sample preparation
The sample preparation procedure is illustrated in figure 1 . At 300 K a nominally 30 nm layer of SiO 2 is sputtered onto 3" float-zone n-type (100) silicon wafers (from WaferPro) with resistivity > 10 kΩcm (see figure 1(b) ). Gallium ions with energy 80 keV and dose 4 × 10 16 cm −2 then are implanted at a 7 • angle to the sample normal (figure 1(c)); to avoid overheating the substrate, during the ion implantation the ion beam current is kept below 0.5 Acm −2 . The wafers are diced into 5 × 5 mm 2 dies, and individual dies undergo a rapid thermal anneal (RTA) at a variety of temperatures and annealing times (figure 1(d)). Table 1 provides a list of the 40 samples measured in this work, including descriptions of the annealing protocols used, the number of samples measured for each protocol, and the types of measurements performed on each sample group. The annealing conditions chosen span a range that yields both superconducting and non-superconducting samples. In general, superconductivity is found in samples annealed at 450-550 • C for 30-900 s. Table 1 . Summary of sample preparations and measurements. The 40 samples reported in this paper were prepared using 8 different annealing methods, with temperatures ranging from 450 • C to 650 • C, and duration ranging from 15 s to 900 s. Anneals done at 450 • C were performed in a forming gas atmosphere while anneals done at 550 • C and above were performed in a nitrogen gas atmosphere. The table also shows the number of samples measured for each annealing method and the measurements performed on each sample group.
Method
Annealing Two oxide steps were used in the fabrication of the devices reported in this paper. First, all devices had 30 nm of SiO 2 sputtered onto them before the Ga ion implantation. This oxide layer protects the silicon during the ion implantation and is partially ablated during the implantation. Second, different amounts of additional SiO 2 were added during subsequent processing for different devices to serve as a gate oxide. Because we use the final oxide thickness to determine the external electric fields applied to the devices, we discuss how the final oxide thickness is determined in Appendix C.
For the devices listed in table 2 with a 100 nm or 200 nm additional oxide thickness, devices were etched, following the ion implantation, using a fluorine based plasma etch. After sputtering the additional SiO 2 gate oxide, a buffered oxide etch (BOE), hydrofluoric acid 20:1, was used to etch through the oxide over ohmic contact regions. Tungsten was then sputtered (170 nm) over the entire wafer, lithography was performed, and the tungsten was etched using a fluorine-based plasma etch to create metallized ohmic contacts and top gates. The wafers were diced into 5× 5 mm 2 dies, and finally individual dies underwent different RTA processes. In Ref. [17] different RTA procedures were used to modify the carrier concentration; low concentrations yielded insulating samples, and high concentrations yielded superconducting samples. The RTA processes used here ranged from 550 • C to 650 • C in temperature and from 15 s to 60 s in duration in a flowing nitrogen atmosphere (1 sccm of N 2 ). An anneal at 450 • C for 900 s anneal in a flowing forming gas atmosphere (1 sccm of FG) was also used.
For the devices listed in table 2 with 30 nm and 40 nm gate oxide thickness and in figures 3, 4 & B1, after the ion implantation, the samples were diced into 5 × 5 mm 2 dies and then underwent an RTA process, annealing them for 30 s at 550 • C in a flowing nitrogen atmosphere (1 sccm of N 2 ). After the annealing, multiple devices were etched for four-probe electrical measurements using a chlorine-based plasma etch. These devices had a 500 m long and 20 m wide channel between source and drain (a schematic image is shown figure 1(e)). BOE was used to etch through the oxide over the ohmic contact regions before the ohmics were metalized by evaporating Ti(20 nm)/Au(140 nm) using an e-beam evaporator.
A few dies, reported in figure 4 , were processed further. BOE was used to remove the oxide in a 10 × 20 m 2 area of the current channel, after which an additional 30 nm of SiO 2 was sputtered and then a Ti(20 nm)/Au(280 nm) top gate was evaporated on top of the exposed region. Finally, a BOE was used to re-expose the metalized ohmic contacts. Ti/Au top gates were also evaporated on some devices that had not had their oxide removed; figure 1(e) shows a schematic image of these devices.
STEM sample preparation and imaging
Scanning Transmission Electron Microscopy (STEM) samples were prepared using a Helios G4 UX DualBeam System. During the sample preparation an electron-beam was used to deposit a thin (∼ 200nm) platinum cover layer, a thicker (few m) cover layer was then deposited using an ion-beam. This procedure was used because the cover layer protects the surface of the STEM sample from the ion-beam used to mill out the STEM sample. STEM images (not shown) of samples that had their initial cover layer deposited using an ion-beam showed significant damage ∼30 nm from the surface and into the gallium doped silicon beneath the Si∕SiO 2 interface. Imaging was performed using a FEI Titan 200 keV STEM using a high angle annular dark field (HAADF) image detector. The arrow highlights the boundary in the oxide layer between the oxides sputtered before and after ion implantation. (g) Schematic image of devices used to measure the electrical transport properties. Four-probe resistance measurements were performed by sourcing current from I+ to I-and measuring the voltage between V+ and V-. An oxide separates the current channel from a top gate. Measurements that attempt to modify the conductance of the current channel using external electric fields are performed by applying a voltage, V Gate , to the top gate, referenced to V-.
Electrical measurements
Measurements were performed in an Oxford Telsatron cryostat, in liquid helium dewars, in a Quantum Design Physical Properties Measurement System (PPMS), and in a Janis dilution refrigerator (DR). For measurements in the Oxford Teslatron, helium dewars and Janis DR, a Keithley 2400 source meter was used to source current and measure voltage. In the PPMS a Keithly 6221 current source was used to source current and the voltage was measured using a Keithley 2182 nanovoltmeter. For all experimental setups a Keithley 2400 source meter was used to apply top gate voltages and to measure the top gate leakage current.
As discussed above, the range of sample preparation conditions was chosen to yield both non-superconducting and superconducting samples. In general, non-superconducting samples have low carrier concentrations and superconducting samples have high carrier concentrations. For the devices that superconduct we attempted to turn the device non-superconducting by reducing the density of carriers with an external electrical field. For ptype dopants, such as gallium, this means applying a positive gate voltage to reduce the number of holes. For non-superconducting devices we attempted to induce superconductivity by increasing the number of holes by applying a negative voltage. For both superconducting and non-superconducting devices, the top gate voltages were increased until breakdown voltages were reached, which we determined by monitoring the leakage current through the top gate while simultaneously monitoring the four probe resistance of the device. To compare devices with different oxide thicknesses we convert the applied top gate voltage into applied external electric field by dividing the applied top gate voltage with the oxide thickness. We compare the conductance change at an external electric field of 1 MV/cm across multiple devices.
Hall measurements were performed in a Janis DR on samples with a square van der Pauw geometry [22] . The Hall voltage ( H ), at an applied current ( ), was measured as a function of external perpendicular magnetic field ( ⟂ ). The formula, 2D = − ⟂ ∕( H ), where is the elementary charge, was then used to extract the carrier type and sheet density per unit area ( 2D ). Table 2 describes the annealing protocol, oxide thickness and top gate area for each device shown in figure 2. The annealing protocols range from 450 • C to 650 • C in temperature and from 15 s to 900 s in duration, the oxide thickness ranges from 30 nm to 200 nm and the gate area ranges from 4 m 2 to 225 m 2 . The color of the data points in figure 2 identifies the different conductance behaviors of different devices when cooled below 7 K. Devices either show a full superconducting transition (blue), show a partial superconducting transition to a finite resistance value (orange), or show no superconducting transition (black). In general, we find that higher temperatures result in nonsuperconducting samples. Figure 2 (a) shows resistance vs. temperature measurements for 3 different devices in the temperature range of 5.5 to 7.5 K. These three devices are identified with a ◆, ★ or ◼ in table 2 and were annealed using 550 • C for 60 s(◆, ◼) and 450 • C for 900 s(★).
Results
Superconducting transition
These devices demonstrate two different behaviors observed in these experiments: the device identified by ◆ shows a full superconducting transition, while the devices identified by ★ and ◼ show partial superconducting transitions to (different) finite conductances. Devices with no signs of superconductivity were also measured. We note that the devices identified by ◆ and ◼ underwent the same annealing procedure but show different conductance behaviors. These measurements were performed at the superconducting transition: 6.6 K (◼) and 6.75 K (◆,★). Less than a 3% change is observed in the resistance of the device until after dielectric breakdown, where additional current enters the device channel through the top gate and the model of four probe resistance measurement used to determine the resistance no longer applies to the system. c) Measured proportional change in device resistance (ΔR∕R) when an externally applied electric is changed from 0 to 1 MV/cm vs. the normal resistance per square (R N,□ ) of the device. A unique symbol represents each device. That symbol, annealing method, oxide thickness, and top gate area are summarized in table 2. We use black symbols to identify non-superconducting samples, orange symbols to identify samples with a partial superconducting transition, and blue symbols to identify samples with a complete superconducting transition. The precise geometries if the lithographically-defined Hall bars are all qualitatively the same as the device described in figure 1(e) and the main text. The value of the voltage at which the external electric field is 1 MV/cm is calculated by multiplying the electric field by the oxide thickness between the current channel and the top gate. For superconducting devices where we want to decrease the number of holes a positive voltage is used. For normal devices where we want to increase the number of holes a negative voltage is used. The plotted percentage change in resistance is calculated by dividing the difference in resistance at an external field of 1 MV/cm and no external field by the average resistance measured between those two voltage values. The maximum change in resistance observed across the devices measured was less than 3%. Table A1 tabulates the experimental conditions, the maximum applied electric field, resistance data for each sample in this figure and the temperature at which gating electric fields are applied to each sample.
External electric fields change the conductivity by less than 3%
Figure 2(b) shows measurements of a device resistance as a function of applied external electric field for the devices identified by ◆, ★ and ◼ in table 2. These measurements were performed at the superconducting transition: 6.6 K (◼) and 6.75 K (◆,★). The applied external electric field, for these three devices, are swept from; −3 to 3 MV∕cm (◆), −2 to 2 MV∕cm (◼), and −3 to 4 MV∕cm (★) before gate oxide breakdown is reached. The changes in resistances are clearly negligible until the breakdown voltages. After that voltage, current flows into the substrate from the top gate, making the four probe resistance measurement used to determine the resistances of the devices inaccurate. The observed resistance changes in each device before breakdown are 0.85 ± 0.23 % (◼), −0.34 ± 0.13 % (★), and 0.03 ± 0.12 % (◆).
To summarize multiple datasets like the ones shown in figure 2 (b) we show in figure 2(c) the proportional resistance change at 1 MV/cm vs. normal resistance per square, for multiple devices. The maximum change in resistance observed across the measured devices is less than 3%. The normal resistance per square for the devices shown ranges from 1 to 10 kΩ. Devices that have a full superconducting transition have lower normal resistance than devices that had a partial or no superconducting transition and devices that have a partial superconducting transition have a lower normal resistance than non-superconducting devices (with one exception, see ▵ in figure 2(c)). The different annealing methods used during fabrication, oxide thicknesses, and top gate areas for the different devices are described in table 2. For each device, electric fields are applied until a breakdown field is reached. The maximum electric field we reach in our experiments is 8 MV/cm, and even at these higher electric fields we find no significant change in resistance across the measured devices. Table A1 tabulates the experimental conditions, the maximum applied electric field and resistance data for each sample in figure 2 . Table A1 also tabulates the temperature at which we attempted to gate each device; superconducting devices were measured at or below the superconducting transition, while nonsuperconducting devices were measured at their lowest temperatures. The room temperature resistance of these devices are 984 ± 108 Ω. Every device showed a superconducting transition when cooled below 7 K (see, e.g., figure 2(a)), with conductances below the transition at least an order of magnitude greater than the normal state conductance. Even though these devices are nominally identical, their 4 varied by more than 5 orders of magnitude, even in devices fabricated on the same 5 × 5 mm 2 die.
Resistance of nominally identical samples varies by 5 orders of magnitude below
Through our gating attempts we found that nominally identical devices had a greater than expected (>few 10%) variation in resistance below . To determine the extent of this variation we prepare 21 nominally identical devices annealed at 550 • C for 30 s and measure them in liquid helium at 4.2 K. A resistance drop is observed in all devices when they are cooled below the superconducting transition temperature, ≈ 6.7 K (like the example shown in figure 2(a)). Figure 3 shows a histogram of the four probe resistance 4 at a temperature = 4.2 K of these 21 nominally identical devices. As shown in figure 3 , the resistance at = 4.2 K varies by more than 5 orders of magnitude, from <1 mΩ to ∼90 Ω. We note that a quarter of the devices have a resistance below 0.06 Ω, another quarter a resistance between 0.06 and 1 Ω, a third quarter a resistance between 1 and 30 Ω, and a quarter of the devices have a resistance greater than 30 Ω. This variation is observed even though these devices are nominally identical, some even located on the same 5 × 5 mm 2 die. The room temperature resistances of these 21 nominally identical devices are 984 ± 108 Ω. We note that even for the highest resistances at = 4.2 K, the resistance drop observed when the devices are cooled below is greater than an order of magnitude.
Structural and transport studies of samples with different surface treatments.
Previous work has demonstrated that during the RTA process the implanted gallium forms precipitates [23] and migrates towards the Si∕SiO 2 interface [15] . To determine how these precipitates affect the tranport properties of this material system, we study 3 devices fabricated on two dies. Figure 4 (a) & (b) show STEM images of two of these devices. Both are from the same die and underwent the same BOE etch. For the first device, shown in figure 4(a), this etch resulted in partial removal of the gallium precipitates at the Si∕SiO 2 interface; for the second device, shown in figure 4 (b), this etch resulted in a complete removal of the gallium precipitates at the Si∕SiO 2 interface. Electrical measurements were performed on these devices before STEM samples were prepared and imaged. The third STEM image, shown in figure 4(c) , is of a different die that did not undergo a BOE etch and shows an increased concentration of gallium precipitates at the Si∕SiO 2 interface compared to the surrounding material. Gallium precipitates are apparent in these STEM images, which also show mono-crystalline undoped silicon (at the bottom), polycrystalline silicon with gallium nano-precipitates (in the middle), and increased or removed gallium nano-precipitates at a Si∕SiO 2 interface, and SiO 2 (near the top). At the very top of the images a glimpse of either a titanium sticking layer of the top gate, figures 4(a) and (b), or the platinum cover layer, figure 4(c), can be seen. Figure 4(d) shows resistance vs. temperature measurements for these three different devices in the temperature range 2 to 300 K. The samples were each annealed at 550 • C for 30 s, and as can be seen in figure 4(d) , such samples show different behaviors as they are cooled below 7 K. A device where gallium precipitates at the Si∕SiO 2 interface were partially removed (red squares) shows a resistance drop to a fixed value; for the device where all the gallium precipitates at the Si∕SiO 2 interface were removed (green circles) the resistance continues to rise; and the unetched device (blue triangles) shows a full superconducting transition. These measurements show that the superconductivity observed in these samples is present only in the gallium precipitate at the Si∕SiO 2 interface, as partially removing the gallium precipitates from this layer results in a partial transition below T C to a finite resistance value, and completely removing them results in a continued resistance rise upon decreasing temperature. These results are consistent with the disappearance of a superconducting transition upon the complete removal of gallium precipitates from the Si∕SiO 2 interface that has been previously observed in this material system [15] . For an unetched device (blue triangles), a full superconducting transition is observed; for a device where the gallium precipitates at the Si∕SiO 2 interface were partially removed using BOE (red squares, same device as a STEM image is shown of in (b)), a resistance drop to a finite value is observed; and for a device where the gallium precipitates at the Si∕SiO 2 interface were completely removed using the same BOE etch (green circles, same device as a STEM image is shown of in (c)), a continued rise in resistance is observed. value when cooled below 6.5 K. Figure 5( 14 ) cm −2 . However, we note that the Hall voltage at zero external magnetic field is offset from 0 V by 0.35 mV (see figure 5(b) ) and -3.8 mV (see figure 5 (c)), respectively, and that if a sample being measured with a Hall measurement is a uniform sheet then the Hall voltage should be 0 V at zero external magnetic field. The lack of the expected symmetry of these Hall measurements about zero magnetic field therefore provide evidence that the devices created in this material system are not uniform.
Hall measurement data
Discussion
Conductance changes due to external electric fields
The maximum change in resistance observed across the devices measured is less than 3% with gate-applied electric fields reaching 8 MV/cm. It is interesting to consider how much a 8 MV/cm electric field changes the hole carrier density in our devices, especially when compared to the hole carrier sheet density ℎ = 1.2 × 10 14 cm −2 and ℎ = 1.4 × 10 14 cm −2 measured by Hall measurements. If we assume a parallel capacitor model between the gate and channel in our devices, we calculate an expected change in hole carrier sheet density ( ℎ) due to an external electric field ( ) of ℎ = 0 ∕ , where 0 is the permittivity in vacuum, = 3.9 is the relative permittivity of SiO 2 and is the electron charge. For an electric field of 8 MV/cm we get a change in hole carrier sheet density ℎ = 1.7 × 10 13 cm −2 which is ∼ 13% of the hole carrier sheet density measured by the Hall measurements.
We can also emphasize how small of a change 3% conductance change is by noting that a MOSFET with a = 30 nm thick oxide and a = 1 nm thick depletion layer has a sub-threshold slope of 62 mV∕dec at 10 K (note that an idealized MOSFET would have << and the sub-threshold slope approaches 2 mV∕dec at 10 K [24] ). A 62 mV change in top gate voltage of such a transistor would change the source drain resistance by an order of magnitude. If we assume we could change the conductance of our devices by 3% with an 8 MV/cm field, then to change the resistance of the Si:Ga devices reported here by an order of magnitude electric fields more than 100 times stronger than those we have already applied would be required. We note that the highest reported breakdown fields we could find for SiO 2 films is around 27 MV/cm [25] , less than 4 times higher than the 8 MV/cm breakdown field measured here.
Since strong external electric fields (of up to 8 MV/cm) are only able to change the conductivity of these samples by less than 3% and carrier density by ∼ 13%, this material system is not promising for voltage-gateable superconductivity.
Resistance variations below and inhomogeneity
We note that the STEM images in figure 4(c) show that the devices reported here are inhomogeneous on the scale of 10s of nm (the size of the gallium nano-precipitates). This inhomogeneity is also observed on a macroscopic scale, as the resistance of nominally identical samples varies by more than 5 orders of magnitude below the superconducting transition, and as we measure non-zero Hall voltages at zero external magnetic field. One possible explanation for this behavior is that the gallium nano-precipitates at the Si∕SiO 2 interface are superconducting but that the conductivity of the material that separates these precipitates, or a precipitate network, varies.
Conclusion
Motivated by the gateability of the proximity effect in III-V materials [26] , we sought to determine whether the well-established superconductivity in silicon doped with gallium [15] [16] [17] [18] [19] [20] [21] is also gateable. With a goal of identifying a method for establishing gateable superconductivity in gallium-doped silicon, we prepared and measured a series of samples with different annealing protocols and measured their conductivity. We saw less than a 3% change in device conductance when applying external electric fields, even when applying fields of up to 8 MV/cm. In nominally identical devices measured at liquid helium temperatures (below the superconducting transition), we measured a variability of over 5 orders of magnitude in the resistance. Such variation is even found in nominally identical devices located on the same die, indicating that this material system is inhomogenous on a macroscopic scale.
We showed that the superconductivity is only present in the gallium rich layer at the Si∕SiO 2 interface in these samples: partially removing the gallium in this layer still resulted in a resistance drop at T C , but this drop was to a non-zero resistance at = 4.2 K. Completely removing the gallium in this layer resulted in a resistance that continued to rise as the temperature was lowered below T C .
The less than 3% change in device conductance when applying external electric fields and the 5 order-ofmagnitude variation in device resistances at = 4.2 K below the superconducting transition leads us to conclude that this material system is not a promising system for voltage-gateable superconductivity. Table A1 summarizes the preparation and measurements of the samples that were fabricated and characterized. The preparation methods are listed in Table 1 of the main text. For samples that have a superconducting transition, the normal resistance is measured at 7.5 K. For samples without a superconducting transition the normal resistance is measured at the lowest temperature, typically 4-5 K. For devices that had no superconducting transition, gating was attempted at the lowest temperature reached. For devices that had a complete or partial superconducting transition, gating was attempted at or below the superconducting transition. We note that top gates with smaller lateral dimensions are generally expected to yield higher breakdown fields, as a smaller area decreases the chance of having a defect in the oxide that may lower the breakdown field. We also note that the data for the proportional change in resistance (Δ ∕ 0 ) in table A1 is the value at 90% of the breakdown field ( BD ) and not at 1 MV/cm which is shown in figure 2 . table 1 , the presence of a superconducting transition (S.C. Tr.) when cooled below 7 K, the minimum temperature reached during the experiment ( min ), the resistance at the minimum temperature ( ( min )), the normal state resistance ( N ), the temperature at which we attempted to gate the sample ( Gate ), the gate oxide thickness ( ), the external electric field breakdown value ( BD ), the area of the top gate the external electric field was applied to ( Gate ), the average resistance when applying external electric fields ( 0 ), the standard resistance deviation when applying external electric fields ( 0 ), the resistance change from no external electric field to 90% of the breakdown field value (Δ ), and the proportional change in resistance from no external electric field to 90% of the breakdown field value (Δ ∕ 0 ). We note that this is not the value that is shown in figure 2 , which shows the value of Δ ∕ 0 at 1 MV/cm. For the presence of a superconducting transition we indicate if there was no transition (NO), a partial transition to a finite value (YES(P)) or a complete transition (YES). For samples that have a superconducting transition the normal resistance is measured at 7.5 K, for samples without a superconducting transition the normal resistance is measured at the lowest temperature. For all samples the resistance change was less than 3%, even when external electric fields of up to 8 MV/cm were applied.
Symb. Meth.
S.C. Tr. plot and figures B1(d)-(f) show the same data, on a log-log plot. Each plot has the same range and dimensions. For each measurement the critical current, I C , at which the voltage increase becomes superlinear with increased current, is marked. A black line, corresponding to a linear relationship of the voltage measured to the current for currents below half I C , is also shown, and we call this slope the resistance at = 4.2 K. For samples with a high resistance at = 4.2 K the voltage change eventually becomes linear again. For devices with low resistance at = 4.2 K this superlinear voltage change with current has not stopped within the measurement range of the experiment. Figure B1(g) shows the resistance at = 4.2 K vs. I C for 21 nominally identical devices. The resistance at = 4.2 K of these devices varies by more than 5 orders of magnitude while the critical current varies by an order of magnitude, even though these devices are nominally identical, some even located on the same 5 × 5 mm 2 die.
We will now argue why the current at which the voltage behaviour becomes superlinear with current can be called the critical current even though the resistance of the devices is not zero below this current value, by modeling our system as a network of superconductors and normal resistors. Let us limit our discussion to a simple network, an ensemble of superconductors and resistors connected in series. We denote the resistance of each normal resistor , the total normal resistance = ∑ , the normal state resistance of each superconductor , and the total normal state resistance of the superconductors = ∑ . If all the superconductors have the same critical current then we would expect the resistance of the network to change from to + when the critical current is exceeded. However, the precipitates vary in size, so we expect their critical currents to also vary. Then instead of a sharp transition at a single current value from to + we would expect the resistance to be below the lowest critical current and then start increasing as we go though the different critical current values of the precipitates, eventually reaching + as we exceed the highest critical current value. According to this model, what we have called the critical current in figure B1 is the lowest critical current of superconducting gallium nanoprecipitates in the network.
Appendix C. Final oxide thicknesses
As discussed in section 2.1 all devices had nominally 30 nm of SiO 2 sputtered onto them before the Ga ion implantation and during the ion implantation a portion of this oxide is ablated. Furthermore, different amounts of additional gate The resistance at = 4.2 K vs. I C , acquired by repeating the above procedure for 21 nominally identical devices, measured in liquid helium. The results for (d), (e) & (f) are identified by a red diamond, a green circle and a yellow square respectively. The resistance at = 4.2 K of these nominally identical devices varies by more than 5 orders of magnitude, while the critical current varies by an order of magnitude. This variation is even shown in devices fabricated on the same 5 × 5 mm 2 die. oxide were added during subsequent processing for different devices. Determining the final oxide thickness is important in order to accurately determine the applied external electric field from the applied top gate voltage. For devices where the additional gate oxide was comparable to the initial 30 nm of SiO 2 sputtered prior to the Ga ion implantation, scanning transmission electron microscope (STEM) images were used to determine the finial oxide thickness (the preparation and imaging of STEM samples is discussed section 2.2). From these STEM images we can determine that most of the sputtered oxide is ablated during the ion implantation (see figure 1(e)). For devices where the additional gate oxide was thicker (≥ 100 nm) than the initial 30 nm of SiO 2 sputtered oxide we use the result that most of the sputtered oxide is ablated during the ion implantation, and assume that the finial oxide thickness can be approximated, within ∼ 10%, by the thickness of the additional oxide. Finally, we note that as we only observe negligible changes in device resistances with applied external electric fields, accurately determining the value of the external field is not critical to the results shown nor the conclusions drawn in this paper.
